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ALnrr& This paper outlines a theory of parallel algorithms that emphasizes two crucial aspects 
of parallel computation: speedup the improvement in running time due to parallelism. and cficienc,t; 
the ratio of work done by a parallel algorithm to the work done hv a sequential alponthm. We 
define six classes of algonthms in these terms: of particular Interest is the &cc. EP, of algorithms 
that achieve a polynomiai spredup with constant efficiency. The relations hr:ween these classes 
are examined. WC investigate the robustness of these classes across various models of parallel 
computation. To do so. w’e examine simulations across models where the simulating machine may 
be smaller than the simulated machine. These simulations are analyzed with respect to their 
efficiency and to the reducbon in the number of processors. We show that a large number of 
parallel computation models are related via efficient simulations. if a polynomial reduction of the 
number of processors is allowed. This implies that the class EP is invariant across all these models. 
Many open pmblemc motivated by our app oath are listed. 
I. IwNtdoetiom 
As parallel computers become increasingly available, a theory of para!lel 
algorithms is needed to guide the design of algorithms for such machines. To be 
useful, such a theory must address two major concerns in parallel computation, 
namely speedup and efficiency. It should classify algorithms and problems into a 
few, meaningful classes that are, to the largest exient possible, model independent. 
This paper outlines an approach to the analysis of parallel algorithms that we feel 
answers these concerns without sacrificing tc:, much generality or abstractness. 
We propose a classification of parallel algorithms in terms of parallel running 
time and inefficiency, which is the extra amount of work done by a parallel algorithm 
es compared to a sequential algorithm. Both running time and inefficiency are 
measured as a function of the sequential running time, which is used as a yardstick 
* A preliminary version of this paper was presented at 15th International Colloquium on Automata, 
Languages and Programming. Tampere, Finland, July 1988. 
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to evabate parallel algorithms. One desires a small running time with a small 
inefficiency. To be in the class NC, an algorithm must have (at most) polylogarithmic 
running time with (at most) polynomial inefficiency. These requirements seem to 
overemphasize the importance of speedup, while underemphasizing the importance 
of efficiency. It will be argued that a more modest “polynomial” reduction of running 
time from sequential time f(n) to parallel time O(r(n)F), for some constant E c 1, 
is a more reasonable and practical goal. The combinations of these two requirements 
on running time and of three natural bounds on inefficiency define six classes of 
algorithms. 
(I) ENC (Efficient, NC fast): the class of algorithms that achieve polylogarithmic 
running time with constant inefficiency; 
(2) ANC (Almost efficient, NC fast): the class of algorithms that achieve poly- 
logarithmic rum& time with polyiogarithmic inefficiency; 
(3) SNC (Semi-efficient, NC fast): the class of algorithms that achieve poly- 
logarithmic running time with polynomial inefficiency; 
(4) EP (Efficient, Polynomially fast; or Efficient Parallel): the class of algorithms 
that achieve a “polynomial” reduction in running time with constant inefficiency; 
(5) AP (Almost efficient, Polynomially fast; or Almost efficient Parallel): the class 
of algorithms that achieve a “polynomial” reduction in running time with a poly- 
logarithmic ineficiency; and 
(6) SP (Semi-efficient, Polynomially fast; or Semi-efficient Parallel): the class of 
algorithms that achieve a polynomial reduction in running time with a polynomial 
inefficiency. 
These classes naturally categorize almost all extant parallel algorithms. This 
classification extends and refines classes defined in [77]. 
The most practically interesting of these classes is EP. It seems to best capture 
the type of algorithm that is actually used on real parallel computers: p processors 
yield a C-fold reduction in running time, for a problem with total computational 
requirements of p”( ’ ‘. Associated with each class of algorithms is a class of problems. 
For example, EP is (essentially) the class of problems that have EP algorithms. EP, 
as a class of problems, seems to best capture the type of problem that is solved well 
by parallel computers. 
One obstacle encountered in the investigation of parallel algorithms is the variety 
of existing parallel computer architectures and the even greater variety of proposed 
parallel computation models. Some of the distinctions among parallel computation 
models reflect real technoiogical constraints such as memory granularity nnd conten- 
tion, asynchronism, large communication latency, and restricted communication 
geometry. We examine some of these models. We consider simulations across models 
where the number of simulating processors may be smaller than the number of 
simulated processors. Such simulations are analyzed in terms of the reduction in 
the number of processors and their inefficiency (the ratio between the work of the 
simulated machine and the work of the simulating machine). We can trade off these 
two parameters, obtaining more efficient simulations at the cost of a larger reduction 
in parallelism. It is known that a PRAM can be simulated by a complete network 
(or even a fixed degree network) with the same number of processors, and a 
polylogarithmic inefficiency. This implies that the classes of algorithms that tolerate 
a polylogarithmic inefficiency are invariant across these models. More surprisingly, 
we show that a p’-’ processor complete network (E ~0) can, with constant 
inefficiency, probabilistically simulate a p processor PRAM. This result cannot be 
extended to constant degree networks. It does, however, extend to weaker complete 
network models, taking into account both high (polynomial) start-up time and 
asynchronism. This shows that the class EP is invariant across all these models. 
Thus, it is possib!e to deveiop a unified theory of EP (efficient parallel) algorithms 
that ignores distinctions among these models. 
Section 2 very briefly reviews sequential complexity analysis and parallel computer 
models, and then critiques the parallel complexity class NC. Section 3 defines classes 
of algorithms in terms of parallel running time and inefficiency. Problems are 
classified according to the types of parallel algorithms that can be used to solve 
them, and the relations among these classes are explored. New problems, motivated 
by this approach, are proposed. The section concludes by comparing and contrasting 
our definitions of parallel classes with some other suggested definitions. Section 4 
describes the relationship between parallel computer models and our parallel classes. 
We first discuss parallel computer models. and then present separation theorems 
that show that these models aiffer in their computing power. Simulation results are 
presented that show that, despite these differences, the classes of problems are 
invariant across large classes of models. The section concludes by summarizing the 
section and listing new problems on the relative power of various parallel computing 
models. Section 5 summarizes the paper and lists more open problems. 
2. Review 
2. I. Sequ2ntial complexity 
The theory of sequential computer algorithms is both of significant intrinsic 
interest and useful as a guide to the implementation of algorithms on real sequential 
computers. It will be useful to consider the reasons for its success before discussing 
parallel algorithms. 
The study of algorithms proceeds in the following three conceptual stages. 
(1) Establish a formal computing model. A widely used abstract computation 
model is the unit-cost RAM model [5]. One assumes a s:andard set of operations, 
each taking unit time, a& ‘I rzrrdn~ access memory of unlimited size with unit 
access time. 
(2) Study the complexity of various algorithms in this model; i.e., analyze the 
amount of computing resources needed to solve a problem as a function of its 
size-the most important resource being time. 
(3) C’assiiy problems as rrucrable, i.e., those that can be solved within reasonable 
time, or inrrucruable. The class P of problems solvable in polynomial time is taken 
to be the formal definition of tractability. 
A computing model (such as the RAM model) is chose2 so as to be fairly abstract, 
hence simple and general. On the other hand, it should be sufficiently close to real 
machines so that complexity results for algorithms on the abstract model are 
indicative of the resources used by programs running on reai machines. The model 
captures a machine organization paradigm; the RAM model is an abstraction of 
the Von Neumann computer architecture. One should remember that computer 
architectures arz themselves abstractions that are separated from the underlying 
physical reality of circuits and devices by many layers of translation and emulation. 
The model that most appropnately describes the programmer model of a machine 
bears little relation LO the physical realities of circuit technology. 
While the RAM is the predominant model used to analyze sequential algorithms, 
it is by no means the unique model. The RAM model provides a good approximation 
of real machines for a certain family of problems within a given range (CPU bound 
problems that use a moderate amount of ?;remory and a reasonable word size). 
Outside this range, other models may be more appro@te (e-g., to describe i/O 
bound computations). The definition of the class P of tractable problems is robust, 
and is preserved across all ‘*reasonable” models of sequential computations. (Cir- 
cularly. once a concept like P is established, it serves to define wl.at is a reasonable 
model.) 
2.2. l rlrullel computers and computatL val models 
A “sequential” computer is highly parallel when examined at the device level; 
many circuits are concurrently active. This concurzmcy is hidden from the user, 
who is presented with an architecture model where instructions are executed sequen- 
tially. The fiction of sequential execution provides the user with a computation 
model that is simple to comprehend; it simplifies control of execution. Or *he other 
hand, the obvious way of increasing computer performance with a given hardware 
technology is to increase the amount of concurrency. In order to increase concurrency 
while keeping the fiction of sequential execution, one needs increasingly complex 
control mechanisms to enforce data and control depend:ncies, and increasingly 
complex compiler analysis to extract concurrency from serial code. Increasing the 
amount of concurrency in a sequential machine offers diminishing returns and it 
seems we are reaching the limits of what can be done at reasonable cost within the 
Von Neumann paradigm. On the other hand, the rapid miniaturization of circuits 
and the availability of cheap, mass-produced computing elements offer the oppor- 
tunity for massive parallelism. Thus, increasingly one sees large-scale parallel com- 
puters, i.e.: computers where parallelism is evident at the user interface. (By large- 
scale we mean machines with hundreds or thousands of processing elements, each 
as complex as a microprocessor.) Efficient use of such machines requires the 
development of a complexity theory of parallel computations. 
The first step is to choose a formal parallel computing model. Our choice is 
complicated by the lack of consensus on parallel computer architectures. Existing 
parailel co.mputers differ widely in many essential aspects, such as communication 
and control mechanisms. As a result, many different paralle! computation models 
have evolved, each reflecting different types of parallel computer architectures. We 
are going to use the PRAM model of a shared memory machine as our basic model 
for several reasons: (1) It is a natural generalization of the RAM model. (2) It is a 
reasonable model: the number of operations done by p processors per cycle is at 
most p. (3) It is the strongest reasonable model that has been considered in the 
literature; all other models can be seen as restricted versions of this model. Thus, 
a complexity theory based on this model has some applicability to all other models 
(e.g.. lower bounds for this model apply to all models). (4) It is a practicd model: 
large shared memory multiprocessors are actually being built. (5) The model is 
simple and convenient. 
Other parallel computer models. and their relations io the PRAM model, are 
discussed in Section 4. Parallel complexity and derived concepts can be defined 
using any reasonable parallel compmtr model. The choice of model makes little 
difftrcnce to our theory; the classes we define are invariant over large families of 
parallel computing models. 
Formally, a PRAM (Parallel Random Access Machine) or parucomputer [30,68] 
consists of a set of autonomous processors, all sharing a common memory. Each 
processor is a unit-cost RAM, as defined in [5], with a few minor modifications. 
Each processor has its own instruction counter and its own local set of registers; 
one of these registers stores the processor number. All processors execute the same 
program; they can, however, branch on processor number. The processors execute 
their instruction streams in lock-step, one instruction per time step. Instructions are 
executed on operands in local registers. In addition, a processor may load a variable 
from shared memory to a local register, or store from a local register to shared 
memory. Several processors may concurrently access the same shared location; the 
outcome is as if the accesses occurred sequentially, in the order defined by the 
processor ids (this is the priorit! CRCW PRAM model). The inputs are stored 
initially in shared memory, and the outpu:s are stored there at the end of the 
computation. 
Having chosen the PRAM model, our study of the complexity of parallel 
algorithms can begin. We can define complexity classes in terms of the two main 
resources used by parallel algorithms, namely the number of processors p and the 
time T. 
2.3, Critique of NC 
Analogous to the class P for serial algorithms, one seeks a complexity class that 
captures the notion of pr”blems that have “good” parallel algorithms. This class 
has usually been identified with NC, the class of problems that can be solved in 
polylogarithmic time using polynomially many processors. We have NC G P, so that 
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a problerl hzs an etlicient parallel solution only if it is tractable. It is widely 
conjectured that this inclusion is proper. Hence, the class of problems that are 
P-complete (under log-space reductions) is conjectured to be disjoint from NC. A 
proof that a problem is P-complete is taken as evidence that it is “inherently serial” 
and cannot be solved fast in parallel. 
Undoubtedly, NC is a useful concept: it has led to the devrelopment of a deep 
and rich theory (see [22,12, do] for surveys of results). However, it is not clear that 
it captures the informal notion *‘amenable to a parallel solution”. Vitter an! Simons 
[77] have shown that P-complete problems (i.e., problems presumed not be in NC) 
may be solved by efficient parallel algorithms, using a reasonable definition of 
efficient parallel algorithms. On the other hand, a problem like search (on an ordered 
list), which runs in logarithmic serial time, is in NC, irrespective of the existence 
of efficient parallel algorithms. In fact, searching does not admit efficient parallel 
algorithms [48,70]. 
Efficiency is a prime consideration in the design of parallel algorithms: one desires 
to solve a problem roughly p times faster when using p processors. This consideration 
is missing from the definition of NC. An “NC algorithm” can be “polynomially 
wasteful**: it can perform polynomially more operations than a serial algorithm that 
solves the same problem. 
The domain of application of such NC algorithms seems to be mostly disjoint 
from the domain of application of large-scale parallel computers. In practice, one 
uses a moderately sized machine (tens, hundreds, or thousands of processors) to 
efficiently solve a large problem (thousands or millions of input variables). NC 
theory is concerned with the situation where one would use a huge machine (billions 
of processors) to quickly solve a moderately sized problem (hundreds or thousands 
of input variables). Furthermore, some problems that are not in NC have parallel 
sublinear algorithms. For algorithms with sublinear, slow growing running time, the 
asymptotic behavior becomes relevant only for impractically large input sizes (and 
impractically large processor counts). For example, an algorithm with running time 
6 is superior to an algorithm with running time log’ n up to input size (in excess 
of) one half b’?:on. 
Finally, a computer system is likely to have serial bottlenecks, such as I/O. It 
does not help to solve a problem in polylogarithmic time, if the time required to 
input and output data is linear, or worse. 
3. Parallel complexity 
3.1. Definitions 
While ihe time for an algorithm to solve a problem depends directly on the input, 
usually the running time is measured with respect to problem size n. For a sequential 
algorithm A, we write rA(n) for the (worst-case) running time on a problem of size 
n, but shorten it to r(n) when the algorithm is clear from context. Parallel algorithms 
have one additional free parameter: the number p of processors. For parallel 
algorithms there is at least one resource that must be considered m addition to time, 
namely the number p of processors used (which we assume to be a simple, easily 
computable function of n ). We can take .both time and the number of processors 
to be functions of the probiem size; we call such an algorithm size-dependent [36]. 
We denote‘then by P*(n) the number of processors and by TR(n) the time used 
by algorithm B on inputs of size R Alternatively, we may assume that p (the number 
of processors) is a free parameter, and take time to be a function of n and p. We 
call such an algorithm size-independent [36], and denote T:(n) the running time 
of algorithm B with p processors on inputs of size n. The superscript B is omitted 
when the algorithm is clear from context. The former approach (&e-dependent 
algorithms) is more convenient to ube in formal definitions; the latter is more natural. 
In any case, there is an easy translation from one type of algorithm to the other. 
Deiiuitioa A parallel model is se~fisimulafing if a p processor version cv stmulate 
one step of a 9 processor version in time 0(9/p) for p c 9 and in tims 3( 1) for 
p 5 9. (This simplifies to time 0( [9/p])_) 
AR of the PRAM models are self-simulating, as are meshes, trees, and hypercubes. 
Butterfly networks (with wraparound) are not self-simulating since a large machine 
cannot (necessarily) simulate a smaller version of itself in constant :;me. iiowever, 
it is fairly easy to modify the butterfly topology so as to obtain a family of constant 
degree self-simulating networks that contains &ire buttertly networks. Most models 
fulfill a stronger requirement: 9 processors can simulate with constant overhead 
Q(q/p) independent p processor machines, for 9 > p. This holds true for PRAM 
models, meshes, and hypercubes, but not for buttertly or related networks. An 
argument similar to that used in [58] shows that a constant degree network that 
permutes in logarithmic time cannot fulfill the stronger requirement. 
AssPmptioll. The theorems in this section assume a self-simulating model of parallel 
computation. 
This assumption implies that a size dependent algorithm with time and processor 
bounds T(n) and P(n), respectively, can be simulated by a size independent 
algorithm with running time 
T,(n)=@([P(n)lp] - T(n))=B(max(T(n)P(n)lp, T(n))). (3.1) 
The running time of this simulating algorithm is of the form 
T,(n) ==B(max(/(n)lp, g(n))) =@(f(n)lp+g(n)). (3.2) 
We shall generally assume that the running time of a parallel algorithm is given in 
such form, with f( n) > g(n). The function f(n) is the work done by the algorithm; 
it is equal (up to a constant factor) to the total number of steps executed by all 
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processors, provided that p = O(Jin)/g(n)). The function gin) is the best running 
time that the algorithm can achieve (up to a constant factor). To achieve this minimal 
running time (up to a constant factor), it suffices to use ,f(n);g( n) processors. The 
algorithm sufurores at this level; increasing the number of processors beyond this 
limit will decrease the running time by at most a constant factor. 
3.2. Pcrfonnance of parallel algotirhms 
It is no? the performance per se of a parallel algorithm that interests us here, but 
father the performance relative to a sequential algorithm, i.e., the value of T,(n) as 
compared to the value of r(n). We shall usually choose our yardstick to be the 
“best” existing sequential algorithm. 
The main goal for parallelism is reduction in running time. Thus, the main criterion 
for evaluating a paraM algorithm i, speedup, i.e., the ratlo t( PI)/ T(n) of sequential 
running time to parallel running time. The weakest nontrivial requirement is that 
speedup be unbounded. For a size-dependent algorithm this is expressed as 
This is an extremely weak requirement: for example, a parallel algorithm that reduces 
running time from r(n) = 0(n) to 7(n) = 8i n/log log n) is unlikely to be worthwhile. 
We generally want to claim that a significant reduction in running time is achieved 
by parallelism; parallel running time should be a fast decreasing function of sequen- 
tial running time. There are two obvious choices for such a function. 
Defimiti. A size-dependent parallel algorithm is po/ynomiul/y fasr if T(n) s r( n )‘, 
for some constant E < 1. 
Deli&ion. A sizedependent algorithm is polylogurirhmical~v fast (or, for short, 
polylog fast) if 
Reduction in running time has a cost. The number of processors must increase 
at least as fast as the speedup; generally it increases faster. The ineficiency of a 
parallel algorithm is the ratio Tin) - P(n)/ I( n ). This is the ratio between the work 
of the parallel algorithm (the total number of instruction cycles executed by all 
processors), and the work of the sequential algorithm. The eficienq, which is the 
inverse ratio f(n)/( T(n) - P(n)), is more commonly -Ised. 
One typically desires an order P reduction in running time when using p pro- 
cessors. 
Defioition. A size-dependent algorithm has (at most) constant ineficiency if 
T(n)- P(n)=O(t(n)). 
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For convenience, we will say that an algorithm with constant inefficiency has (at 
least) constunt eficiency or simply is ejicient. 
As we shall see later, the requirement that a parallel algorithm be efficient is 
model dependent. A weaker, but more robust, requirement is polylog inefficiency. 
Definition. A size-dependent algorithm has polylogarithmica/ly bounded ineficiency 
or, for short, p+og ineficiencr if 
T(nj - f(n)= t(n) - log”“‘(t(n)). 
Finally, the weakest reasonable requirement is polynomial inefficiency. 
Defiuitiou. A paral!el a!gori;hm has poIynomial/y bounded inefficiency or, for short, 
polynomial ineficienc if 
T(n) - P(n) = t(n)““.“. 
Six interesting classes of algorithms can be defined by combining the two require- 
ments on speedup with the three constraints on inefficiency, The strictest class is 
obtained by insisting on polylog speedup with constant efficiency. 
DeMtiou. ENC (Efficient. NC fast) is the class of algorithms that are polylog fast 
with constant efficiency (relative to t(p)). 
For example, the problem of computing the sum of n numbers stored in consecu- 
tive locations has sequential complexity t(n) = 0( n ). Summing can be computed in 
parallel with T(n) = n/log(n) =8(t(n)/log(t(n)) processors, in time T(n) = 
0(log n) =0(log(t(n))). This parallel summing algorithm is therefore in ENC. In 
the future, we will typically not bother distinguishing e( I( n )) from 0( n ) when I( n ) 
is a linear function, or 0(log( t(n ))) from 8( log(n)) when t(n) is a polynomial 
function. 
lbeorem 3. I. lhe Jo/lowing assertions aw equivalent : 
( 1) A problem can be solved by a (size-dependent ) parallel algorithm .from the class 
ENC (i.e., T(n) = logo”’ (t(n)) and T(n) - P(n)=O(t(n))). 
(2) A problem can be solved by a (sizt-independent) parallel algorithm with running 
time 
T,(n)=O(t(n)/p)+log”“‘(t(n)). 
(3) A problem can be solved by a (size-independent) parallel algorithm with running 
ti,mc 
TP(n)=O(t(n)/p)+logo”‘(p). 
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Because of the self-sirrulation property of our model, it is always possible to 
simulate an efficient parallel algorithm by an efficient parallel algorithm that uses 
fewer processors. Thus, it is convenient to derive a constant efficiency algorithm 
that uses as many processors as possible, i.e., is as fast as possible. However, we 
have already argued that algorithms that use processors inefficiently are of limited 
practical interest. Thus, for practical purposes, it is sufficient to derive constant 
efficiency algorithms that have more modest speedup. 
Definition. EP (Efficient, Polynomially fast; or Efficient Parallel) is the class of 
algorithms that are polynomially fast and have constant inefficiency (relative to t(n)). 
This will be the mairi class of algorithms investigated in this paper. For example, 
assume that we take the Gaussian elimination algorithm (which has t(n) = e( n’) 
running time) to be the yardstick for the sequential time of matrix inversion. Then 
a parallel version of Gaussian elimination that runs in time 7(n) = O(n) with 
P(n)=O(n’) processors, or even time T(n)=O(n’) with P(n)=O(n) processors 
is in EP (with respect to our sequential standard). On the other hand, a parallel 
algorithm that runs in time T(n) = Wlog’ n) using Q( n3) processors (e.g., Csanky’s 
algorithm [24]), is not parallel efficient (since P(n) - T(n) = Q(n3 log’ n), which is 
not O( r(n))). 
Tluomn 3.2. lhe_following asserrions are eguiwlenr: 
( I ) A problem can be solued by a (size-dependenr ) algorirhm from rhe class EP 
(i.e., T(n)=O(r(n)‘) wirh ~(1 and T(n)- P(n)=O(r(n))). 
(2) A problem can be solved by a (size-independent) algotirhm wirh running rime 
Tp(n)=O(r(n)/p+r(n)‘),fotsomeeonsranre<l. 
(3) A probiem can be solved by a (size-independenr) algorithm wirh running rime 
T,(n) =O(r(n)/p)+pa”. 
Two natural classes are obtained, if polylog inefficiency is accepted. 
Definition. ANC (Almost efficient, NC fast) is the class of (size-dependent) 
algorithms that are polylog fast with polylog inefficiency (relative to r(n)). 
For example, the connected components of a graph with n vertices and m edges 
can be computed on a sequential machine in time r(n) = 0(m + n) and can be 
computed on a parallel machine (CRCW PRAM) in time T(n) = e(log n) with 
@(rn + n) processors [69]. This algorithm is 0(log n) fast and it has 
T(n) - P(n)/r(n) = 0(log c) inefficiency. Thus, the algorithm is in ANC. 
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Theorem 3.3. 77te following assertions are equivalent: 
(1) A problem can be solved by a (size-dependent) para!lel algorithm from the class 
ANC (ie., T(n) = logo”’ (t(n)) and T(n)-P(n)=t(n).log”“‘(t(n))). 
(2) A problem can be solved by a (size-dependent) parallel algorithm with T( n ) = 
logo’ ’ ’ (t(n)) time and P(n) =O(t(n)) processors. 
(3) A problem can be solved 617 a (size-independent) parallel algorithm with running 
time 
T,(n) = 
t(n) - log”“‘(t(n)) 
P 
+log”“(t(n)). 
(4) A problem can be solved by a ( size-indepenent ) parallel alporitkm with running 
time 
T,(n) = 
tin). iog”“’ (t(n)) 
P 
+ !ogcH ’ ’ ( p ). 
De6uithm. AP (Almost efficient, Polynomially fast; or Almost efficient Parallel) is 
the class of algorithms that are polynomially fast with polylog inefficiency (relative 
to t(n)). 
Theorem 3A. T?re following assertions are equivalent: 
( 1) A problem run be solved by a (size-dependent) algorithm ,fmm the class AP 
(ic, T(n)=O(t(n)‘). with~<l, andI’( T(n)=t(n)-logO”‘(r(nj)). 
(2) A problem om be solwd bv a (size-independent) algorithm with running time 
T,(n) = 
t(n) loga”(r(n)) 
+O(Hn)‘) 
P 
for some constant E < 1. 
(3) A problem can be soled by a (&e-independent) algorithm with running time 
T,(n) = 
t(n) logO”‘(t(n)) 
P 
+pY 
On a more theoretical level, one might tolerate algorithms with polynomial 
inefficiency. Again, there are two natural classes. 
Defimitiom. SNC (Semi-efficient, NC fast) is the class of algorithms that are polylog 
fast with polynomial inefficiency (relative to t(n)). 
This class captures the type of algorithms whose study is motivated by the theory 
of NC. However, this definition is meaningful even when sequential running time 
is not polynomial. We can speak of an SNC algorithm with respect to an exponential 
sequential running time t(n) = 2”; such an algorithm should achieve polynomial 
parallel running time T( n ) = no”‘, using exponentially many processors (P(n) = 
2O’“‘). 
Theorem ‘.!I. The following assertions are equivalent: 
(1) A prcblem can be solved by u !kw!~pendent) algorithm from the class SNC 
(i.e., T(n)=logO”’ (t(n)) and P(n) = t( n)O”‘)_ 
(2) A problem can be solved by a size-independent algorithm with running time 
T,(n) = 
t( n)O”’ 
-+logO”’ t(n)_ 
P 
(3) A problem can be solved by a size-dependent algorithm with running time 
Tr(n)= t(n)“(“/p+logo”‘(p). 
Defiritlou. SP (Semi-efficient, Polynomially fast; or Semi-efficient Parallel) is the 
class of (size-dependent) algorithms that are polynomially fast with polynomial 
inefficiency (relative to t(n j). 
For example, a depth-first tree of an undirected graph with n vertices and m 
edges can be computed on a sequential machine in time t( n ) = 8( m + n) and can 
be computed on a parallel machine (CRCW PRAM) in T(n) =8(&logs n) time 
with 0(m+n) processo rs [33]. This algorithm is polynomially fast and has poly- 
nomial inefficiency; thus, it is in SP. Given the asymptotics of slowly growing 
functions, as discussed in the critique of NC, the class SP may well capture those 
problems that are amenable to fast parallel solution better than tbz class SNC (or 
the class NC). 
Theorem 3.6. 7%e following assertions are equivalent: 
( 1) A problem can be solved by a (size-dependent) parallel algorithm from the class 
SP (i.e., T(n)=O(t(n)‘) with EC I and T(n) - f(n)= t(n))““‘). 
(2) A problem car’ be solved by a (size-dependent) parallel algorithm with T(n) = 
t(n)’ time with P < 1 and P(n) =O(t(n)-“) processors. 
(3) A problem can be solved by a (size-independent) parallel algorithm with running 
time 
T,(n)= t(n)O”‘/p+ t(n)‘, 
f:? Otibl. z constant E < 1. 
(4) H problem can be solved by a (size-independent) parallel algorithm with running 
time 
Tr(n)= t(n)O”‘/p+pO”‘. 
We illustrate our notation with a simple parallel sorting algorithm, due to Baudet 
and Stevenson [ 1 I]. They show that, given a sorting network of depth D(p) that 
sorts 2p keys, one can obtain a sorting algorithm that sorts n 2 2p keys in time 
If one uses a bitonic sorting rietwork [lo] with depth D(p) = @(log’ p), then 
- 
The algorithm is efficient provided that log’ p = O(log n) or p = 3”” ’ lop rr ‘; it is 
polynomially fast provided that p = #‘I’. These two ranges are disjoint, and !he 
algorithm cannot efficiently achieve polynomial reduction in running time; the 
algorithm is not in the class EP. To see the implications of !Fis concretely, assume 
that one desires the parallel algorithm to perform at most twice the number of 
comparisons of the sequential algorithm. Only about one hundred processors can 
be used to sort one million keys, and only about three hundred processors (three 
times the previous number) cap be used to sort one billion keys. 
On the other hand, the birontc sorting network does yield an algorithm in the 
class ANC (almost efficient, IJC fast): Taking P(n) = n, we obtain running time 
T(n) = 9(log’ n) = 0(log’( t(n))). The algorithm is polylog fast, and has an 
inefficiency of 
T(n) - P(n)/f(n)=8(n- log’n/(n logn))=8(logn)=B(log(r(n))l. 
One could base our algorithm on the AKS sorting network, which has depth 
D(p) = B(logp) [7]. The running time will now be 
T,(n) = e,p log ,“( (;)+lagp)) =*(Y) 
for n 3 2~. The algorithm is efficient for p = 0( n ) and polylog fast for p = n/logcN ’ ’ n 
These two ranges do intersect. Thus, the AKS sorting network yields an ENC 
algorithm for sorting. In practice, the “bad” ANC algorithm, based on the bitonic 
network, will perform better than the “good” ENC algorithm, based on the AKS 
network, for any reasonable values of p and t:. The constant hidden in the O( ) 
notation is very small for the former and very large for the latter. 
3.3. Classes of problems 
It will be convenient to classify problems according to the type of parallel 
algorithms that can be applied to solve them. Informally, we say that a problem 
belongs to the class EP if it can be solved by a parallel algorithm that is in the class 
EP relative to the “best” sequential algorithm. A formal definition requires more 
care. We need to avoid the dependency on a specific sequential algorithm in our 
classification of problems: not every problem has a well defined sequential com- 
plexity, not even up to a constant factor; this follows from Blum’s speedup theorem 
1141. 
Definition. A problem is in the class EP (Eficient Parallel) if, with respect to any 
sequential algorithm that solves the problem, there exists an EP algorithm that solves 
the same problem. 
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Note :hat -ue use the same name EP to define a class of algorithms (relative to 
a particular sequential running time) and to define a class of problems. One should 
be careful not to confuse these two notions. 
The last definition can be simplified for problems that have a well defined 
sequential complexity. (The sequential complexity of a probiem is f( n j if the problem 
can be solved by a sequential algorithm with running time f(n); and for any sequential 
algorithm A that solves the problem tA(n) = Q(t(n)).) A problem with sequential 
complexity r(n) is in EP if it has a parallel algorithm with running time O( t( n)/p) + 
P O(“. For example, if a problem has linear sequential complexity, then it is in the 
class EP if it can be solved in parallel in time TF(n)=O(n/p)+pO”‘. Similar 
definitions can be used to define classes of problems For the other classes of 
algorithms (EN,, r AM, SNC, AP, and SP,). 
3.4. Discussion 
The classes of problems just defined are not defined as complexity classes in the 
sense of Blum 1141. It is not clear to what extent they can be used to develop a 
structural theory (reductions, complete problems. etc.). Nevertheless, they provide 
a useful organization, draw distinctions that have significant practical importance, 
and motivate many open research problems. 
3.4.1. Class~ying problems 
The foremost question is to try to classify problems according to the parallel 
classes we have defined. 
EM’: ENC algorithms are known for many important problems. A very partial 
list is given below: 
(1) Sorting, merging, selection [ 15, 13,20, 25,47,48,63, 741. 
(2) Evaluating rational recurrences of degree one; in particular computing sums, 
partial sum computations (initial prefix computations). evaluating polynomials, or 
Homer expressions, evaluating continued fractions, etc. (see [54, Section 2.31). 
(3) Formula evaluation [46]. 
(4) FFT [62]. 
(5) Connected and biconnected components on dense graphs, where dense means 
that the number m of edges is significantly larger than the number n of nodes. 
Depending on the precise assumptions made on the computing model, one needs 
m = fI( n log* n) [21] or m = fZ( n log n) [8I]. 
EP: It is fairly easy to show that one can traverse a graph with n nodes and m 
edges, in breadth first or depth first order, in O(m/p+ n) time [29] (or O( m/p+ 
n log p) time for weaker PRAM models [77]). These algorithms have a polynomial 
speedup on polynomially dense graphs, i.e., H-here the number of edges is m = 
fl( n’+’ ) for some constant E > 0. This implies EP algorithms for most graph computa- 
tions on dense graphs: strongly connected components, topological sorting, etc. The 
single source shortest path and minimal spanning tree problems also have EP 
algorithms on dense graphs [27]. EP algorithms are not known for any of these 
problems on sparse graphs. EP algorithms are known for the “dense” case, but not 
for the “sparse” case of directed graph reachability, and monotone circuit value [77]. 
ANC: The connectivity and biconnectivity problems can be solved on sparse 
graphs m =0(n) in Icgarithmic time, with a logarithmically bounded inefficiency; 
these problems are in ANC, but are not known to be in ENC [69]. 
AP: We do not know of any interesting, natural problems that are in AP but not 
either in ANC or in EP. 
SNC: For problems strictly in P, the class SNC coincides with NC. (We say that 
a problem is strictly in P if it requires time a”” to solve sequentially.) The issue 
of membership in NC has been widely studied. It is conjectured that the class NC 
is properly contained in P. I\s>uming this conjecture, a P-complete problem is not 
in NC ;rnd therefore also not in SNC. An example of a P-cornpi,te problem is the 
generation of the iexicographicxlly first depth-hrst-search tree for an undirected 
graph (this is the depth-first-search tree generated by a sequential depth-first-search 
that scans edges in the natural order) [65]. 
The definitions of SNC and NC do not, however, coincide on problems with 
small, e.g., logarithmic sequential complexity_ Consider the problem of searching 
in a sorted list, and assume we restrict ourselves to comparison based algorithms 
(i.e., to a restricted RAM model; see, e.g., [48,70]). The parallel complexity of 
searching is 7J n) = @(log,, , n); so,p processorsachieveaspeedupoiC)(log(p + I)). 
Thus, a number of processors that is polynomial in the sequential time r(n) = 
0(log n) cannot achieve running time polylogarithmic in r(n). The problem is in 
NC simply because it can be solved fast sequentially and therefore in parallel; it is 
not in SNC because no parallel algorithm can significantly speed up the sequential 
algorithm. Similar trade-offs have been exhibited for other search problems [43]. 
Furthermore (unlike the class NC‘,, the class SNC is not restricted to problems 
in P. For example, a problem that requires exponential serial time r(n) r - (WY) is 
in SNC if it can be so!:red in parallel in polynomial time (T(n) = ff”“‘) using 
exponentiall; 71any processors ( P( n ) = 2O’ n ’ ). In particular, P-space algorithms 
have straighrronvard parallelizations that yield polynomial time parallel algorithms 
with an exponential number of processors, so P-space problems that require 
exponential time arc automatically in the class SNC. (This follows from the “parallel 
computation thesis”, see [ZZ].) A similar remark applies to log-space problems that 
require polynomial time. 
SP: Depth-first-search in undirected graphs, the weighted bipartite matching 
problem (assignment problem), and flows in zero-one networks are in SP [33]. It 
is not obvious, however, that these prob!cms are not in SNC, especialiy since they 
are in RNC (random NC) [ 1,441. 
3.4.2. Relations between classes 
We now turn to the question of how the six classes relate. Figure 1 indicates the 
obvious inclusions. We conjecture that all these inclusions are proper, and that no 
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Fig. I. Inclusion relations among classes. 
other inclusions G: .XM. Some partial results to this effect are known. For example, 
we observed tk _; ,nc problem of finding a lexicographic first depth-firsr-search tree 
for den,e graphs is in EP. This problem is P-complete even when restricted to dense 
graphs; hence, assuming NC f P, SNC (and NC) are not contained in EP; this 
observation is due to Vitter and Simons [77], who also obtain EP algorithms for 
several other P-complete problems. 
To prove that the reverse inclusion does not occur one would have to exhibit a 
problem that can be solved polylog fast with polynomial inefficiency, but cannot 
be solved even polynomially fast if one insists on an efficient algorithm. A possible 
candidate is the single source shortest path problem. By reduction to matrix multipli- 
cation over the (min, +) semiring (transitive closure) one can solve the all pairs 
shortest path problem in time O(log’ n). But such an algorithm executes Q(n’) 
operations, rather than O(m + n log n), for a sequential algorithm. The algorithm 
has polynomial inefficiency. It seems similarly hard to obtain fast etlicient algorithms 
for other path finding problems that are solved by reduction to matrix multiplication: 
topological ordering of a DAG, maximum matching, finding strong components in 
a directed graph, detecting cycles, etc. [53,42,60]. Each of these problems is solved 
sequentially in time O(m + n), and in parallel in time O(log* n) with M(n) pro- 
cessors, where M(n) is the number of operations to multiply two n x n matrices 
(M(n) 3 n*). A major open problem is to find fast, efficient algorithms for these 
problems, or to disprove their existence. It would be of utmost interest to show that 
these problems cannot be solved by ANC algorithms (or even AP algorithms). 
Another promising approach is to consider algebraic computations (using only 
the four arithmetic operations). It is known that if a polynomial of degree d can 
be computed sequentially with C operations, it can be computed in parallel in time 
O(log C log d), with Cal’ operations [76]. Thus the problem of computing poly- 
nomials of moderate degree (d = Cm” or even d = 2’“g’ c, is in algebraic SNC. 
However, the reduction to polylogarithmic depth increases the number of operations 
polynomially. We conjecture that such an increase is unavoidable for some poly- 
nomials, which, if true, implies that computing polynomials is not in algebraic ANC. 
Such a result has been proven in the much weaker model of monotone algebraic 
computations (computations using only +, x ) [72]. 
3.5. Related work 
The fact that efficiency is important in parallel computations has been obvious 
to the users of parallel computers for a long time. This fact has attracted less attention 
in theoretical work. The idea that one should consider n large relative to p is 
forma&d in [36]. The problems that can be solved by parallel algorithms with 
unbounded speedup and constant efficiency cre called there “completely paralleliz- 
able”. Speedup is defined with respect to the “fastest known sequential algorithm”. 
Vitter and Simons 1771 define the class PC to be those problems in the class P 
that can be solved by a panl!el algorithm that has unbounded speedup and poly- 
nomial inefficiency, when compared to any sequential algorithm. They define the 
class PC* to be those probicms in the class P t!tat can be solved by a parallel 
algorithm that has unbounded speedup and constant efficiency, when compared to 
any sequential algorithm. The last definition implies that the problems in PC* have 
asymptotically optima! sequential a!gorit!tms, up to a constant factor. 
Karp and Ramachandran [42] define a parallel algorithm to be “optimal” if it 
has polylogarithmic running time and is efficient; this class is closely related to 
ENC. They define an algorithm to be “efficient” if it has polylogarithmii running 
time, and polylogarithmic inefictency. This class is closely related to A-NC. However, 
running time is defined as a measure of the problem size n, rather than as a function 
of t(n), and a parallel algorithm is compared to the “best sequential algorithm”. 
finally, Bettoni et a!. [12] define OC to be the class of problems solvable with 
polynomial number of processors in time o(n’ ) for every constant c > 0. 
4. Other pralkl ann)rtatioml models 
The literature on parallel complexity contains definitions of numerous parallel 
computing models; it is easy to obtain hundreds of distinct models by systematically 
varying all the various parameters of mode! definitions. We examine a small part 
of this space in Section 4.1. Most models are all truly distinct in their computing 
abilities; Section ?.2 lists some of the separating theorems. While such distinctions 
may be of theoretical interest, they do not necessarily coincide with real technological 
alternatives. For example, the distinction between models that allow concurrent 
writes and models that disallow them is a great theoretical issue. In practice, it 
seems simpler to support concurrent writes than concurrent rea& in tI;t lirst case, 
one needs an arbitration mechanism to select one among several conflicting writes; 
in the second case, one needs both an arbiter and a broadcast mechanism to return 
the same answer to an arbitrary set of processors. Luckily, it turns out that many 
of these distinctions can be ignored in the research of parallel efficient algorithms. 
Explicit simulations of one model by another show that these mode!s do not differ 
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much in computing power. This implies that the ciasses of algorithms ar.d problems 
we defined are robust across those models. The simulation theorems are listed in 
Section 4.3 and proved in Section 4.5. The results are discussed in Section 4.4. 
4.1. The models 
We first describe some variants of the PRAM model. The most powerful one, 
which we call the “strong PRAM model” will be used in the later simulations. He 
then look at weaker models. Issues we consider are memory partition, communica- 
tion latency, synchronism, and sparse network topologies. 
The synchronous PRAM model admits many variants, differing in the power of 
their memory access mechanism. The EREW (Exclusive Read Exclusive Write) 
model, which is the weakest variant, does not allow concurrent accesses to the same 
location. The CREW (Concurrent Read Exclusive Write) model allows concurrent 
reads from the same location, whereas exclusive access is required for writes. The 
CROW (Concurrent Read Owner Write) model sets a fixed partition of memory; a 
processor can write only on memory cells in the partition it owns. The CRCW 
(Concurrent Read Concurrent Write) model not only allows uncurrent reads from 
the same location, but multiple processo rs may write to the same location at the 
same time. It is often assumed that alternating read and write cycles are executed. 
In the COMMON CRCW model, all of the pmcesso rs must write the same value, 
so that no con&t occurs. Otherwise, a rule must be used to determine the value 
stored by conflicting writes. There are many possibilities, including that an arbitrary 
processor writes (orbitrury model), the processo r with the lowest identifier writes 
(priority model), or the value written is some combination of all values, e.g., their 
Boolean OR Another possibility is that a11 concurrent accesses (reads or writes) 
are executed, as implied by the usual interleaving semantics of concurrent processes. 
The outcome of the concurrent execution of several memory accesses is as if these 
accesses occurred in some serial order (however, all accesses are executed in one 
time step). In this case, an order must be selected for conflicting accesses. Possibilities 
include, they occur in an arbitrary order (arbitnrry model), or they occur in the 
order of their processor identifiers (prioriry model). 
Even stronger PRAM models are obtained by the addition of Read-Modify-Write 
operations. For each basic binary operation of the RAM model (Add, Subtract, 
Multiply, and Divide) we have a corresponding FercI&OP memory access operation 
that executes an atomic Read-Modify-Write cycle. The execution of an instruction 
FercUOp v R by a processor, updates memory variable u to a new value IJ Op R, 
and sets (local) register R to the old value of u. If several processors concurrently 
access the same variable, all of the accesses execute at that time step; the outcome 
is as if these accesses occurred sequentially in the order of the processor identifiers. 
Suppose, for example, that three processors simultaneously access the same variable 
t): Processor I executes Srore u R, , and R, = 5; Processor 2 executes Fetch&Add u R: , 
and Rz = I; and Processor 3 executes Fetch&Add u R3, and R3 = 2. Then the value 
5 is returned to register R2, the value 6 is returned to register Rz I and the final value 
of v is 8. For the noncommutative arithmetic operations (subtraction and division) 
we also include Fetch&InvOp operations; e.g., Fetch&lnvDiv v R sets v to R/v, and 
returns to R the old value of v. We call this model (with priority conflict resolution) 
the strong PRAM model. One could also include other Read-Modify-Write 
operations; see [51] for a discussion of such operations. Conflicts can te resolved 
in any of the ways described for concurrent writes. 
Bibliographical note 
The current terminology for PRAM models (CRCW, CREW, and EREW) was 
coined by Snir [70]; these models, however, were used long before. The CREW 
model is implicit in the earliest research on parallel numerical algorithms (see, e.g., 
[16, Chap. 61, and references therein). The PRAM of Fortune and Wyllie [30] is 
CREW. The EREW model (called PRAC) is used in [56]. The COMMON CRCW 
model is used in [53]; the priority CRCW model is used in [34] (his SIMDAG is 
a SIMD CRCW Priority PRAM). The strong PRAM model (with Ferch&Op 
operations) and the arbitrary model originate from the work on the NYU Ultracom- 
puter [35,47,67]. The CROW model was studied in [28]. 
4.1.1. Memory partition 
The PRAM model assumes an extremely powerful memory access mechanism: 
the weakest model allows any set of p distinct locations to be accessed simul- 
taneously. In practice, many locations will be in the same memory bank; each 
memory bank supports a constant number of accesses per cycle. A more realistic 
model is obtained by assuming a fixed number of memory modules, each of which 
can accept at most one request per cycle. When the number of memory modules is 
proportional to the number of processors, one obtains a model that has the same 
computing power (up to a constant factor) as the message passing model described 
below. 
A Direcr Connecrion Machine (DCM) consists of autonomous unit-cost RAMS, 
each with its own local memory, that communicate by message passing-there is 
no shared memory. In addition to the usual (local) operations, processors can send 
and receive messages. Each processor can buffer at most one incoming message. 
The instruction SEND( v, i) stores in the input buffer of processor i the value v. 
The instruction RECEIVE(v) sets v to the value in the input buffer and clears the 
buffer. A message may be sent to a processor only if its input buffer is clear, and 
only one message may be sent at a time to a processor. (The model of a PRAM 
with an equal number of processors and memory modules is studied in [SO], where 
it is called a Fur/y Connected Direct Connection Machine (FCDCM), in [S9] where 
it is called a Module Parallel Computer (MPC), and in [75] where it is called a 
Seclusive PRAM.) 
4.1.2. Communication latency 
In many parallel systems there is a significant overhead for establishing a com- 
munication between two processors; once established, large amounts of information 
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can be transferred at !ow cost. A Direct Connection Machine !r?CV) 4as larencr I 
if m consecutive words in locai memory can be transferred to consecutive locations 
in the local memory of another processor in time I+ m. The usual DCM model 
corresponds to a model with zero (or constant) latency. Other reasonable assump- 
tions are polylogarithmic latency (I = logo’ ’ ’ p) and polynomial latency (I = p”’ ’ ‘). 
Latency can be introduced into shared memory models in a similar manner: A 
block of m consecutive words in shared memory can be copied into local memory 
in time 1+ m, and vice versa. This model, called BPRAM, is studied in 141. 
4.1.3, Synchronism 
Real MiMD parallel systems are not in generai synchronous. Each processor 
independently executes its own instruction stream, at its own pa.+ The semantics 
of asynchronous execution of parallel code is easy to define, using intelleaving 
semantics: the ouicome of a computation is that as would obtain in a sequentiai 
execution of a sequence of instructions obtained by arbitrarily interleaving the 
instruction streams of each processor. Processors can progress at arbitrary (varying) 
speeds. A time measure is defined on such computations by using the slowest 
processor clock for measure. Equivalently, we assume that each processor executes 
at least one instruction per time cycle; it may execute more. A precise definition 
appears in [57] and [9]; their definition captures the concept of an asynchronous 
CRCW PRAM (where concurrent accesses to the same memory location do not 
slow down processo rs). Similar definitions may be given to capture the notion of 
an asynchronous EREW PRAM, or an asynchronous DCM model. 
tn any of these models two processors can synchronize in constant time, using 
busy waiting; this can be generalized to a &trier synchronizurion routine that 
synchronizes p processors in time O( log p). This can be shown optimal for the DCM 
model [9], the EREW model, or the CRCW model (with no ‘*cumulative” Read- 
Modify-Write operations such as Fi~h&Atfd) [71]. 
4.1.4. Sparse communication networks 
The DCM model assumes that each processor can communicate with any other 
processor in constant time. Some parallel systems provide only partial connectivity; 
a processor can send messages only to a (small) subset of “neighbors.” Such a 
system can be represented as a network of communicating RAMS. The connectivity 
is represented by a directed communication graph. A unit cost RAM model is 
associated with each node, and a unidirectional communication channel is associated 
with e&&h edge. Processor i can send a message to processor j only if (i, j) is an 
edge in the communication graph. A computation modei of this type consists of a 
sequence of communication graphs with increasing numbers of nodes; the communi- 
cation graph is a uniform function of the number of nodes. 
The DCM model corresponds to complete communication graphs. In a sparse 
network the degree d of the communication graph is bounded (e.g., d = 4 for a 
butterfly) or is a slowly increasing function of the number of processors p (e.g., 
d = 2 log p for a hypercube). 
For bounded degree graphs, one can drop the assumption of synchronous execu- 
tion. An asynchronous system can simulate a synchronous one with the same 
communication graph, with a constant factor overhead. Neighboring processors 
periodically exchange messages so as to stay nearly synchronized (see, e.g., [31]). 
Lower bounds presented in this work for sp_+rse networks are valid for any family 
of networks with constant (or slowly increasing) degree. Upper bounds are valid 
for the buttertly and hypercube networks; they also apply to other networks with 
similar algorithmic properties. 
4.2. Separation theorems 
The various models presented differ in their computing power. Separation 
theorems are known for most pairs of models, and usually show the existence of a 
logarithmic gap between the stronger and the weaker model. Below are several 
theorems of this form. The next subsection shows that, despite these differences, 
the classes of problems are invariant across large classes of models. 
Theorem 4.1 (Cook et al. [23]). The OR ofp inputs can be computed in constant time 
on a CRCW PRAM withpprocessors, but re9uires R(log p) timeon u CREW PRAM. 
l&ortm 4.2 (Snir [70]). Searching for a hey in a sorted table of size n can be done 
in O((log n)/logp) time in u CREW PRAM with pptocessors, but requires R(iog n - 
log pt time on on EREW PRAM with p processors. 
A simulatron is conservative if it executes exact!y the same operations as the 
simulated machine; it may keep several copies of each variable, which are distributed 
throughout the system. 
Theorem 4.3 (Upfal and Widgerson [ 731). A deterministic, conseruutiue on-irne simukt- 
tion of T steps of a p processor ERE VJ PRAM on a p processor DCM requires time 
fN T log p/log log p L 
The token detection problem is to distinguish an input that consists of all zeroes 
from an input that has exactly one nonzero entry. 
Theorem 4.4 (Snir [71]). 77re token detection problem for p inputs can be solved in 
constant time on a synchronous DCM with p processors, but re9uires time Q( log p) 
on an asynchronous DCM. 
The same fI(logp) lower bound is valid for asynchronous EREW PRAMS or 
asynchronous CRCW PRAMS with no cumulative Read-Modify-Write operations. 
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Theorem 4.5. t%e time required to compute the sum qf n inputs on a synchronous 
DCM with iaterq I is 8(1 iog( n/ 0). 
Proof. Let S(t) be the maximum number of inputs a processor may have accessed, 
either directly or indirectly, after t steps. Then 
S(0) = 0, S(t)smax((S(t-l)+l,ZS(t-I)). 
It follows that S(t) s 12”‘. If summing of n inputs is done in time t, then S( t,) 2 n 
This implies that 
t, 3 I log( n/l). Cl 
The last result essentially shows a gap of I between a model with latency one and 
a model with latency I; m particular, we obtain a logarithmic gap for models with 
logarithmic latency. A matching upper bound is achieved by an obvious algorithm. 
A permutation algorithm is conservarim if it permutes by moving the inputs 
without computing any new values on them. Any static permutation can be computed 
on a DCM in time O(n/p). The following theorem shows a e(log p) separation 
between the DCM model and fixed degree networks. (A similar theorem is proven 
in [36], with a much more complicated proof.) 
lheorem 4.6. A eonsrrmoti~ algorithm that computes all circular shi,‘i permutations 
on n inputsx,,..., x, on a jixed degree netwoti with p pmssors has running time 
fN(n log P)/P). 
Proof. Let d (i, j) be the distance in the network from the node containing xi to the 
node containing xi. If some node contains (n log n)/p inputs, then we are done. 
Otherwise, a simple counting argument shows that for any i 
t d(i,j)=R(nlogp). 
j=l 
A k-shift requires time at least 
tk =- : ,i d(i i+k). 
I I 
The total time for all possible k-shifts is 
Thus, some k-shift requires time fI(( n log p)/p). Cl 
The same argument holds for any family of n permutations o?, . . . , cr, on 
Xl,.... x,, such that for any pair i, j there is exactly one permutation ok such that 
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ak(x,) -x,. Many computation problems can be shown to require the computation 
of such a transitive family of permutations; see [78]. 
4.3. Simulations 
Lower bounds that separate distinct computation models are obtained by exhibit- 
ing specific problems that one model solves better than the other. Upper bounds 
on the separation between models are obtained by simulating one model by the 
other. We shall usually consider simple simulations whereby each variable of the 
simulated machine is represented by a unique variable on the simulating machine; 
the simulating machine runs a step-by-step simulation, executing at each successive 
simulation phase the operations executed at the corresponding step by the simulated 
machine. 
We are interested in simulations that preserve the various classes of algorithms 
we defined, thus showing the definitions to be robust. Accordingly, we have to 
consider two issues: how fast the simulation is. and how efficient it is. The two 
issues are distinct. Typically one considers the simulation of a p-processor machine 
of one type by a p-processor machine of another type. However, this is not necessary. 
We shall see that it is often expedient to reduce the number of processors of the 
simulating machine, so as to overcome the limitations of me weaker model. This 
reduction in parallelism will provide an increase in efficiency; this is acceptable as 
long as the slow down is within the boundaries of the class definition. 
We assume a machine with p processor is simulating a machine with q 2p 
processors. The first parameter of the simulation is the relation between p and q. 
Delimiti. A simulation has a 
(1) cons&N r&u&on (in parallelism) if p = e(q); 
(2) pol$g reduction (in parallelism) if p = q/log’*“’ q; and 
(3) polynomial reducfion (in parallelism) if p 6 q’ for some E < I. 
The next parameter is the ineficiency of the simulation, i.e., the extra amount of 
work done by the simulating machine. Formally, the simulation has inefficiency u 
if each step of the simulated machine is simulated in O( u * q/p) steps. 
Defimitioll. A simulation has 
( 1) (at most) consrunt ineficiency if u = O( 1); and 
(2) polylog ineficiency if u = loga ” q. 
For convenience, we will say that a simulation with constant inefficiency has (at 
least) consrunr ejiciency or simply is ejicienr. 
To illustrate these definitions, consider the results claimed in the following 
theorems (proofs and references are given in Section 4.5). 
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Theorem 4.7. T steps o_f a p processor strong PRAM can be simulated bv a p prccessor 
EREW PRAM with latency 1 in time 0( 77 log p). 
Theorem 4.8. T steps of a 9 processor strong PRAM with 9k memory locations can be 
simulated by a p G 9’-’ (e > 0) processor EREW PRAM in time 0( kTq/p). 
Theorem 4.9. T steps of a 9 processor strong PRAM with 9’ memory locations can be 
simulated probabi!%tically by a p s 9 ‘-‘(e >O) processor DCM in time O(kTq/p). 
l%eorem 4.10. T steps of a 9 processor strong PRAM with 9’ memory locations can 
be simulated probabilistically by a p processor DCM with latency 1 in time O( kTq/p) 
ifp- lS9’-F(e>O). 
Theorem 4.11. T steps of a p processor strong PRAM can be simulated by a p processor 
buttefly network deterministically in 0( T log’ p) time and probabilistically in 
O( T log p) time. 
Ilmuem 4.12. Tsteps of a 9 processor, synchronous orbitray PRAM can be simulated 
by a p = q/log 9 processor, asynchronous (arbitrary) PRAM in time O( T log p)_ 
The first simulation (Theorem 4.7) has a constant reduction in parallelism but 
has a polylog inefficiency. The same holds true of the simulation of a strong PRAM 
by a butterfly (Theorem 4.1 I ). Theorem 4.8 shows that the simulation of a strong 
PRAM by an EREW PRAM can be done efficiently (constant inefficiency), at the 
cost of T polynomial reduction in parailelism. The same holds true of the simulation 
of a strong PRAM by a DCM in Theorems 4.9 and 4.10. Finally, the last simulation 
of a synchronous, arbitrary PRAM by an asynchronous, arbitrary PRAM (Theorem 
4.12) is efficleiz with a polylog reduction in parallelism. 
The motivation for this classification of simulations is given by the next theorem. 
Theorem 4.13. ( 1) Eficient simulations with a polynomial reduction ofparallelism map 
EP algorithms into EP algorithms. 
(2) Polylog ineficient simulations with a polynomial reduction of parallelism map 
AP algorithms inio AP algorithms. 
(3) Eficient simulations with polylog reduction in parallelism map ENC algorithms 
into ENC algorithms. 
(4) Polylog ineficiency simulations with polylog reduction in parallelism mop ANC 
algorithms into ANC algorithms. 
Theorem 4.13, coupled with the simulations given above, immediately implies the 
robustness of the various classes of problems. 
Theorem 4.14. 77te class EP is invariant under the PRAM models (both synchronou.s 
and asynchronous) for dererministic aignrithms; it is invariant under the PRAM and 
DCM models for probabilistic algorithms. This holds for anF latency p”” ‘. 
Theorem 4.15. The classes AP and ANC are invariant under the PRAM and DCM 
models and the butte@ and hyercube networks. 77le .former holds .for an?’ Iutenc! 
P O’ I’, and the latter holds _/or anJ latency logo”’ p. 
4.4. Discussion 
Define two models to be equivalent with respect to a class of simulaticns If each 
can simulate the other by a simulation in this class. The simulation resuits show 
that. if polylogarirhmic inefficiencies are tolerated, all the major modeis presented 
in this paper are equivalent: they are equivalent with respect to simulations with 
polylog inefficiency and poiy!og reduction in parallelism. Thus, the class& AP and 
ANC are invariant across these models. Algorithms developed on one model yield 
algorithms of the same class for any other model; a unique complexity theory can 
be developed. 
If one insists on efficient algorithms then distinctions appear among these models. 
The various PRAM and DCM models are equivalent with respect to efficient 
(probabilistic) simulations with polynomial reduction in parallelism: the class EP 
is invariant across these models. The significant feature of these models is that they 
offer “constant bandwidth” per processor (with various restrictions); for example, 
processors can exchange messages according to an arbitrary permutation at the rate 
nr one word per processor per time unit. This holds true for asynchronous models 
as well, and extends to models with large latency. For example, a DCM with 
polyr?omial latency can simulate a PRAM with constant efficiency and polynomial 
reduction of parallelism. lf one allows the nodes in a hypercube to send or receive 
simultaneously a message on each of their incident edges then the hypercube can 
probabilistically simulate a DCM with constant efficiency and a logarithmic reduc- 
tion in parallelism [75]. The same result holds for a DCM machine where the p 
processors are connected by a network of p log p constant degree switches, arranged 
in a butterfly configuration (this follows from the results of Ranade [64]). The last 
two models still have constant bandwidth per processor, albeit logarithmic latency, 
in a probabilistic sense; this allows them to be (probatilistically) equivalent to a 
PRAM model. 
One can compensate for large latency by decreasing the level of parallelism, 
wnnout lo& efficiency; one cannot similarly compensate for small bandwidth. In 
a fixed degree network there is a logarithmic degradation of bandwidth. Thus, a 
fixed degree network cannot simulate a PRAM without incurring a logarithmic 
overhead. For example, Theorem 4.6 implies that for any q < p there is a problem 
that can be solved on a p processor PRAM (or DCM) in tim- O(n/p), but requires 
time Q(n(log q)/q) to solve on a fixed degree network with q processors. Fixed 
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degree networks are not equivalent, with respect to efficient simulatiorps, to PRAM 
modeis. 
There are still large gaps in our understanding of the relative powers of the various 
models. We conjecture that all pairs of models are distinct in the sense that they 
cannot simulate each other with constant reduction in parallelism and constant 
efficiency. The separation theorems show this conjecture to be true for a PRAM vs. 
a DCM (Theorem 4.3), a DCM with latency one vs. a DCM with latency logp 
(Theorem 4.5), and a DCM vs. a fixed degree network (Theorem 4.6). We do not 
have a proof of this seemingly obvious conjecture for tbe various pairs of PRAM 
models (CRCW vs. CREW, CREW vs. EREW); it is conceivable (but unlikely) that 
a p processor EREW PRAM can simulate T steps of a p processor CRCW PRAM 
in time O( T + log p). 
One would also like :o improve the simulation results. Can one show, for example, 
that the various PRAM models and the DCM model are equivalent with respect to 
efficient simulations with polylog reduction of parallelism? This would imply that 
the class ENC is invariant across these models. The two issues to resolve are (1) 
simulating concurrent memory accesses on a model that forbids it (CRCW and 
CREW vs. EREW); and (2) distributing memory across modules (PRAM vs. DCM). 
The simulation of concurrent memory accesses uses sorting. To achieve an efiicient 
simulation with polylog reduction of parallelism one would need an integer sorting 
algorithm for the EREW PRAM or DCM model that sorts p numbers in range 
1 pa” v---9 in time logL p with p/log’ p processors. The PRAM memory is distributed 
in a DCM using random universal hashing function. We presently use constant 
degree polynomials over finite fields; these can be computed in constant time, but 
do not give a sufficiently even distribution of memory request across modules, unless 
q is polynomially larger than p. If one uses polynomials of degree logp then, in 
order to obtain a good distribution of memory requests in the simulation of Theorem 
4.9, it is sufficient to have p iog p s q [41]. If the time for computing the hashing 
function is ignored, then a p processor DCM can efficiently simulate a p log p 
processor EREW PRAM. Ignoring the cost of memory hashing may be justified in 
certain cases (e.g., if the computation of the hashed address is done in hardware). 
If one allows only one message to be sent or received per cycle at each node of 
a hypercube then the lower bound of Theorem 4.6 applies and the hypercube is 
strictly weaker than a PRAM, with respect to the classes ENC or EP. The same 
holds true for any sparse network. This still leaves open the issue of the relatior:S 
among the various fixed degree networks. Efficient simulations with logarithmic 
reduction in parallelism across various fixed degree networks, e.g., shuffle-exchange 
networks and butterfly networks have been recently obtained [45]. Thus, these two 
types of networks define the same ENC class. 
4.5. Roofs of simulation results 
We present here the proofs and references to the simulation theorems listed in 
Section 4.3. 
The proof of Theorem 4.7 is well known, and has appeared several times in the 
literature_ We present the full proof here, primarily because we will build on it in 
the proofs of the later theorems, and secondarily because our construction is slightly 
more general than usual (since we are simulating a strong PRAM). The simulation 
uses well-known techniques introduced by Nassimi and Sahni [61]. 
Proof of Theorem 4.7. Assume temporarily that the latency I is constant. Note that 
each operation of the form x --, x op e, or x + e opx, where op is addition, subtraction, 
multiplication, or division, and e is a constant, can be written in the form 
ax+b 
x+- 
cx+d’ 
for some suitable choice of constants a, b, c, d If A is the 2 x 2 matrix 
(4.1) 
A= 
then we denote by /A the mapping defined in (4.1). Note that the coefficients of the 
composition of two such mappings are obtained by multiplying the two matrices 
Note, too, that the numerator ax+ b and denominator C.T + d 2 tk quotient 
(ax + b)/( a + d) can be obtained by computing the product 
Thus, to compute the outcomes of a sequence of Ferch&Op operations applied to 
a location with value u, one can compute the partial products 
where u’= 
u 
0 1 
and A, is the 2 x2 matrix associated with the ith operation (this 
construction is due to Brent [ 171). Load and Store operations can also be handled 
this way: A Load is merely a Few/&Add with zero increment; a Store corresponds 
to a mapping x+ e, which is also a particular case of (4.1). (We shall actually 
implement a swirp that stores the value e in memory and returns the old value of 
x; a store is obtained by ignoring the value returned.) 
The concurrent execution of a sequence of memory requests proceeds in the 
following stages: 
(1) fssue Requesrs: Each processor creates a record (id, addr, A), where id is the 
processor identifier, addr is the address of the memory location to be accessed, and 
A is the matrix encoding the Ferch&Op operation (a processor that need not access 
memory at that cycle issues a request to a dummy location). The records are stored 
in an array of size p; this takes constant time. 
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(2) Corr Requests: Sort the records by keys (ad& id), which groups requests for 
the same location together (id is used as a secc.ldary key since we are simulating 
the priority model); this takes time O(logp) [20]. 
(3) Read Memory: For each first record in a group of requests to the same location 
(with same u&r value), read the value u at address uddr; this takes constant time. 
(4) Compute Accesses; Combine requests within each group; i.e., for each 
sequence of records with the same address, and with associated matrices 
Aj,Aj+i,--., Al;, compute the partial products c_, , i;i, . . . , &, where 
fori=j-1 
fori=j,j+l,...,k; 
compute ui, the quotient of the two coefficients of 1?,, for i = j - I, . . _ , k; store Q-, 
in the record of the ith request. This takes O(logp) time using parallel prefix by 
groups [68 3. 
(5) W&e Memory: Write each final answer uk back at address oddr; this takes 
constant time. 
(6) Rowe Answers: Sort recads by id, which returns to each processo r its desired 
value; this takes time O(log p) [20]. 
If the latency 1 is not constant, just multiply the above execution times by L Thus, 
the simulation of one memory access step takes O(I log p) time on an EREW 
model. 0 
The proof of Theorem 4.8 is very similar. It relies on the ability to sort memory 
addresses efficiently. 
Lemma 4.16 (ICruskal et al. [52], Reif [66], Wagner and Han [80]). A p processor 
EREW PRAM can sort n integers in the mnge 0,. _. , R - I in rime 
Proof of T&orem 4.8. Each processor of tne p processor simulating EREW PRAM 
simulates q/p processors of the q processor strong PRAM. We execute essentially 
the same simulation as in the proof of Theorem 4.7, except each processor of the 
EREW PRAM issues q/p requests to simulate one memory access step of the strong 
PRAM. The dominant time is the sorting in steps (2) and (6), which by Lemma 
4.16 is 
o( (;+bP) ,Z;,‘,). 
We have assumed that p is (at least) polynomially smaller than q, so the sorting 
time simplifies to O(kq/p). Cl 
We now consider Theorem 4.9, which states that a QCM can efficiently simulate 
a strong PRAM with a polynomial reduction in parallelism. We use essentially the 
same simulation as in the previous theorem. Each processor of the p processor 
Gmulating DCM simulates 9/p processors of the 9 processor strong PRAM. There 
are several technical difficulties that must be handled: integer sorting on the DCM 
must be efficient; memory accesses must be well distributed across the simulating 
processors; and processors must rrot conflict as they access the models. 
Integer sorting is taken care of by the following lemma. 
Lemma 4.17 (Han [38]). A p processor DCM cun sort n integers in rhe range 
0 ,.._, R-l in rime 
o((;+p*) log&). 
for a consfanl E > 0. 
We now show how :a distribute memory. Hashing is used to distribute memory 
locations randomly across the memory modules so that it is almost surely the case 
that no module will receive more than 29/p requests. Whenever some module 
receives more than 29/p req,rests, the memory locations are com$\;lteiy rehashed. 
Universal hashing [ l8] is used to ensure that the hash function is truly random. 
This is similar to the technique used in [41) to simulate PRAMS by Ultracomputers. 
However, in order to obtain an efficient simulation, the hash function must be 
computable in constant time, so a different analysis is required. 
Let r=Q”(” be a prime number larger than thehighest memory address in the 
simulated machine. The memory variables are distributed across the p simulating 
processors according to a randomly chosen hash function from the set 
A family of discrete random variables X, , X2.. . . is d-indepndenr if for each 
choice of d variables and d values 
Prob(X,,=a ,,..., X,=a,)=Prob(X,,=a,)x.+.xProb(Xid=ad). 
We have the following result. 
Lemma4.18(Carterand Wegman[18]). 7heser ofrundom variables {h(i): 0% i<p} 
is d-independenr. 
We use a generalization of Chebychev’s inequality, which is derived from the 
following theorem. 
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Lemma 4.19 (Dietzfelbinger [26]). Let X be a O- 1 valued random uarirlble such rhar 
E(X) = J%ob( X = 1) = p. 73en ihere exists a constant a ( rhar depends on d, bur nor 
on n! such rhar the following holds. If n 2 d/(2p) and X, , . . . , X, are d-independent 
variables equidisrribured as X then 
E( (i, (Xi-P))d) “a(Pn)d’2* 
Proof. Let Y=X-p and Yi=Xi_p_Then,forjs2, 
E(~Y,~‘)=Prob(X,=1)-(1-p)‘+Prob(X,=0)~~’ 
=~(l-~)((l-~)‘-‘+~~-‘)~,(l-~)~-_. 
We have 
(since the variables are d-independent). Since E( Yi) = 0 we obtain 
E((;, +)=y L Z (j,,_/,jjE(Y$)...E(Y’;) 
r=l Ili,c---ca,sn j,.___.j,zZ 
J,+‘--+j,=d 
di2 
d 
1 z 
,=I Isr,<---<l,sn 
X (j,,_~_,j.)E(I~,P).-.E(IY,~) 
j ,.___ _‘.a2 
j,+---+j,=d 
d/2 
s 1 1 
’ (j,,.I’.,jJpr r=l ISi,<..-Ci,Sm j,___.j,Z2 
j,+---+j,=d 
d/2 n 
cc 0 
dl2 n 
r=l r 
rdp’<(d/2)d 1 
0 r=l r 
Jo’. 
Since np L d/2, the terms in the last sum are increasing, and we use the last term 
to estimate the sum. We obtain 
The result follows, with a = (d/2)d”/(d/2)!. Cl 
Corollary 430. Let X, , . . . , X, be 0- 1 valued, d-independent, equidisrtibured random 
variables. Ler p =E(Xi). Then,fornsd/(2p), 
Rob t (Xi-p)>& 
> 
s 
a(np)d’2 
i=l Ed * 
Proof. We have 
We now apply these results to the memory distribution problem. 
Proof of m 4.9. As mentioned earlier, we use essentially the same simulation 
as in the previous theorem. Each processor of the p processor simulating DCM 
simulates 9/p processors of the 9 processor strong PRAM. We hash memory using 
a universal hash funclion from &, for some constant d to be chosen later. Note 
that the hash value of an address is computed in time O(d). Whenever more than 
29/p memory requests are generated in one step for the same simulating processor, 
we rehash the entire memory using a new randomly chosen hash function from &. 
This rehashing takes time O(q’d/p). Otherwise, a step of the simulated machine is 
executed in time O(qd/p). We have to show that the probability of rehashing is 
significantly smaller than (9d/p)/(9’d/p) = I/qk-‘. Let Xi be the random variable 
that equals one if the ith memory access hashes to processor j. zero otherwise. The 
random variables X{, . . . , XS, are d-independent, according to Lemma 4.18; 
E(X{)= I/p. The number of accesses destined to processo r j equals ET=, X!. 
According to Corollary 4.20 the probability of more than 29;~ accesses at processor 
j is bounded by 
The probability that more then 29/p accesses occur at any of the p simulating 
processors is bounded by 
P 
I+d/2 
9 
(*-~~l+dl2~ 
a-TSa- I-r-cdl2 
9 - 
d/2 =a9 
9 
Choose d > 2( k/ E - 1). 
By Lemma 4.17, sorting takes time O( 9/p) in the range of interest. It only remains 
to show how to Read Memory (Step (3)) without issuing conflicting requests. (Write 
Memory (Step (5)) can be handled in the same manner.) 
We assume that the array containing the request records is stored so that the first 
processor has the first 9/p records, the second has the next 9/p records, and so on. 
We also assume that a hashed address is of the form ad& = (d~srinrrrion, oddr’), 
where dcsrination is the number of the processor that stores this word, and addr’ 
is the address within the local memory of the processor. Thus, records for requests 
with the same destination are consecutive in the request array. 
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(1) MatK as active the requests to be executed at Step (3) (the first Feequest in a 
group of requests with the same address). This takes time O(q/p). Each processor 
will execute the accesses on behalf of the active records in its segment of the request 
array. One needs to order these accesses so as to prevent conflicts_ 
(2) Rank the active requests within each group of active records with the same 
destination, using parallel prefix by groups. This takes time 0(9/p + log p). 
(3) At this point, every active request with a particular destination has a distinct 
positive integer (~29/p) assigned to it. This number can be used by the processor 
where the record currently resides as a distinct time in which to perform the access. 
The only minor problem is that a processor may have more than one access to 
execute at the same time if the processor holds records of active requests with several 
different destinations. For such a processor, we need be concerned only with the 
destinations of the first and last active requests in its segment of requests. Only 
these two destinations are shared by requests in other segments. Requests to other 
destinations do not conflict and can be handled at any time. Let dr and d, be, 
respectively, the destinations of the first and last active record in a processor segment. 
The processor executes three rounds, each consisting of 29/p steps; in the first 
round the processor performs accesses for active records with destination d,, at the 
time steps defined by the ranking; in the second round it performs accesses for 
active records with destination d, (if d, Z if,) at the times specified by the ranking; 
in the last round it performs in arbitrary order accesses for the remaining active 
records. This completes the implementation of Read Memory. 0 
The same simulation is used for the LXM model with latency. We have to show 
that the basic operations, in particular prefix computation and sorting, can be 
executed efficiently in this model. 
J..emmn 431. A DCM with p processon and latency I can execute a parallel prpEx 
computation on n items in time 0( n/p + I log p). 
Proof. Obvious. 0 
Lemma 4.22. A DCM with pprocessors and latesscy I can execute anyfied permutation 
on n items, where n > (I- p)‘+‘( E > 0), in time 0( n/p). 
Proof. This result was proven in [4] for an EREW PRAM with latency 1 (the 
BPRAM model). Their permutation algorithm transfers data from shared memory 
and back in blocks of size 2 1. With a constant increase in running time, the algorithm 
can be modified to access shared memory in blocks of size I, with fixed boundaries. 
The modified algorithm alternates between local computation phases and shared 
memory access phases. Each shared memory access phase takes time e(l); each 
processor accesses during such a phase a distinct block in shared memory. Let T 
be the number of shared memory access phases. Vishkin and Widgerson [79] show 
that an oblivious EREW PRAM algorithm can be simulated on a DCM with the 
same number of processors, so that each PRAM step is simulated in a constant 
number of DCM steps. We apply the same transformation to our algorithm, treating 
each size I block as one “word”. We obtain a DCM algorithm with 0( T) communica- 
tion steps; at each communication step a processor either sends or receives a message 
of length L Thus. the running time of the algorithm on the DCM model is the same, 
up to a constant factor, as on the EREW PRAM model. G 
Lemma 4.23. A DCM with p processors and larency I can sort n integers in range 
I .---• nL, where n>(I-p)“‘(r>O), in time O(kn/p). 
Proof. Using Leighton’s [55] “columnsort” algorithm recursively, one can sort n 
items by executing a constant number of phases, each consisting of 0( n’ “‘) 
independent sorts on 0( n ‘ ’ ‘1 items, and a constant number of fixed (static) permuta- 
tions on n items. Using the previous lemma, the permutations are executed in time 
O(n/p). Using radix sort, O(n”‘) items in range 1,. . . , n’ can be sorted sequentially 
in time O(hrJ’). Since n’-“’ >p, all the sorts can be executed in parallel in time 
O(b/p). 0 
Proof cf Theorem 4.10. We run the same simulation used in the proof of Theorem 
4.9. According to Lemmas 4.21 and 4.23, sorting and parallel prefix are executed 
in time 0(9/p). in the range of interest. The only nontrivial issue left is to show 
that Read Memory (Step (3)) can be executed in time 0(9/p). The communications 
occur in three rounds. In each of the first two rounds each processor accesses at 
most one other processor. Using messages of length 1, each of these two rounds are 
executed in time 0(9/p + I). In the last round a processor has exclusive access to 
a (possibly empty) set of up to p processors. Using a binary tree communication 
scheme, where communications are pipelined along the paths from the root to the 
leaves, the requests can be distributed to all the processors in time 0(9/p + I - log p) = 
0(9/p); by reversing the distribution schedule, the replies can be gathered back in 
the same amount of time. Cl 
The results in Theorem 4.11 were proved in [73] and [8] for deterministic 
simulations; the simulations are not uniform (in p). Uniform probabilistic versions 
were proved in [41] and [64]. 
Proof of Theorem 4.12. Each processor of the p processor simulating DCM simulates 
9/p processors of the 9 processor strong PRAM. After each processor has executed 
its 9/p memory access operations, it executes a synchronize routine. This last step 
takes O(logp) time. !J 
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5. Summrrv tad opea qtrestions 
We have outlined in this paper a new approach to the classification of parallel 
algorithms, and defined several classes. Of particular importance is the class, EP, 
of efficient algorithms with polynomial reduction in running time. This seems to 
capture the type of parallel algorithm that 1s actually used on real parallel computers. 
The results on the invariance of the class EP under the various PRAM and LXM 
models allow us to develop parallel algofithms on a convenient (powerful) parallel 
u&et, kuaufin$ QUA rest&s will part to all other mod&, white pceservin% the 
essentic?l properties of the algorithm. Consider, for example, the probabilistic, 
efficient, logarithmic time parallel algorithm for connected and biconnected com- 
ponents, obtained in [32] for the CRCW model. Our results immediately imply that 
parallel efficient algorithms exist for these problem;: on all the other PRAM models, 
and on the DCM model. Such algorithms were not previously known. 
We looked at simulations across various parallel computing models, with an 
emphasis on the efficiency of the simulation. An important paradigm in our results 
is that, rather than sacrificing the eiliciency of a computation, one can sacrifice the 
level of parallelism. A weaker model is not necessarily a less efficient model; rather, 
it is a model where the ratio of the problem sixe to the number of processors used 
must be larger in order to obtain the same efficiency. These results reinforce the 
well-known pragmatic rule that any parallel machine can be used e%iencly, pro- 
vided it is used to solve large enough problems [37,49]. (Our analysis ignores 
practical obstacles to this approach, such as the finite amount of memory at each 
processor.) 
Open problems motivated by our approach were proposed in the discussions in 
Sections 3 and 4. Another direction for further research is to consider restricted 
classes of algorithms. The simulation results for the various models were “worst- 
case” results where nothing is known on the type of probrem at hand; better results 
may be obtained with more knowledge. For example, if the algorithm is oblivious. 
so that the pattern of memory accesses is fixed independently of the input value, 
then a DCM model can simulate a CREW PRAM with constant overhead and no 
reduction in parallelism [39,79]. It is also easy to show that asynchronous models 
can simulate synchronous ones with constant overhead and no reduction in parallel- 
ism for oblivious computations. Another example is that of algorithms for PRAMS 
with local memories [3]: whenever these algorithms have a good ratio of local 
computations to global communications (good locality), they can be simulated on 
a fixed degree network with constant overhead. 
In both cases listed above (oblivious routing and good locality), better simulation 
methods can be used if it is known in advance that the computation is of a particular 
form. Of more interest is to develop odaptiue simulation methods, that yield the 
right worst-case performance, but perform better when the computation is of a 
particular, convenient form. This could be achieved by a combination of compiling 
techniques, that reorganize the algorithm code, and on-line resource management 
techniques, that adapt to the ongoing computation. The work of Aggarwal and 
Chandra [2] on memcry management in uniprocessors provides the flavor of such 
an approach. 
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